## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

§

Tyler A. Lowrey

Group Art Unit:

2829

Serial No .:

09/896,616

Examiner:

Evan Pert

Filed:

June 30, 2001

88888

For:

Pore Structure For Programmable

Atty. Dkt. No.:

ITO.0527US (P11412)

Commissioner for Patents P.O. Box 1450

Alexandria, VA 22313-1450

## INFORMATION DISCLOSURE STATEMENT

Dear Sir:

Applicant submits the references listed on the attached form PTO 1449 together with any required copies of such references.

This statement is being filed after a first Office action on the merits, but before receipt of a final Office action or a Notice of Allowance. A check for \$180 in payment of the late submission fee of §1.17(p) is enclosed. Please apply any additional charges or credits to Deposit Account No. 20-1504 (ITO.0527US).

Respectfully submitted,

Timothy N. Trop, Reg. No. 28,994

TROP, PRUNER & HU, P.C. 8554 Katy Freeway, Suite 100

Houston, Texas 77024

(713) 468-8880 [Phone]

(713) 468-8883 [Fax]

11/04/2003 YPOLITE1 00000076 09898616

01 FC:1806

180.00 09

Date of Deposit:\_

I hereby certify under 37 CFR 1.8(a) that this correspondence is being deposited with the United States Postal Service as first class mail with sufficient postage on the date indicated above and is addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA

22313-1450.

Sherry Tipton

INFORMATION DISCLOSURE CITATION  (Use several sheets if necessary)					ATTY DOCKET NO.  ITO.0527US (P11412)  APPLICANT(S):  TYLER A. LOWREY  FILING DATE:  GROUP ART UNIT:					
MDA 02	2/				June 30, 2001		329			
Wro co	LP.		U.S. P	ATENT	DOCUMENTS					
*EXAMNER INITIAL	1	DOCUMENT NUMBER	DATE		NAME	CLASS	SUBCLASS		FILING DATE IF APPROPRIATE	
	Α.									
	B.									
	C.									
	D.									
		<u>'                                    </u>	FOREIGN	PATE	NT DOCUMENTS			<u> </u>		
		DOCUMENT NUMBER	DATE		COUNTRY	CLASS	SUBCLASS	TRANSLATION YES NO		
	E.									
	F.			-						
	G.									
	H.				·- ·- ·- ·- ·- ·- ·- ·- ·- ·- ·- ·- ·- ·					
		OTHER DOCU	MENTS (Includ	ling Au	thor, Title, Date, Perting	ent Pages, E	tc.)	<u></u>	<u> </u>	
·	1.	Hwang, Y.N., Hong, J.S., Lee, S.H., Ahn, S.J., Jeong, G.T., Koh, G.H., Kim, H.J., Jeong, W.C., Lee, S.Y., Park, J.H., Ryoo, K.C., Horii, H., Ha, Y.H., Yi, J.H., Cho, W.Y., Kim, Y.T., Lee, K.H., Joo, S.H., Park, S.O., Jeong, U.I., Jeong, H.S. and Kim, Kinam, "Completely CMOS-Compatible Phase-Change Nonvolatile RAM Using NMOS Cell Transistors," presented at 2003 19th IEEE Non-Volatile Semiconductor Memory Workshop, Monterey, California, February 26-20, 2003								
	J.	Ha, Y.H., Yi, J.H., Horii, H., Park, J.H., Joo, S.H., Park, S.O., Chung, U-In and Moon, J.T., "An Edge Contact Type Cell for Phase Change RAM Featuring Very Low Power Consumption," presented at IEEE 2003 Symposium on VLSI Technology, Kyoto, Japan, June 12-14, 2003								
	K.	Hwang, Y.N., Hong, J.S., Lee, S.H., Ahn, S.J., Jeong, G.T., Koh, G.H., Oh, J.H., Kim, H.J., Jeong, W.C., Lee, S.Y., Park, J.H., Ryoo, K.C., Horii, H., Ha, Y.H., Yi, J.H., Cho, W.Y., Kim, Y.T., Lee, K.H., Joo, S.H., Park, S.O., Chung, U.I., Jeong, H.S. and Kim, Kinam, "Full Integration and Reliability Evaluation of Phase-change RAM Based on 0.24 mm-CMOS Technologies," presented at IEEE 2003 Symposium on VLSI Technology, Kyoto, Japan, June 12-14, 2003								
	L.	Horii, H., Yi, J.H., Park, J.H., Ha, Y.H., Baek, I.G., Park, S.O., Hwang, Y.N., Lee, S.H., Kim, Y.T., Lee, K.H., Chung, U-In and Moon, J.T., "A Novel Cell Technology Using N-doped GeSbTe Films for Phase Change RAM," presented at IEEE 2003 Symposium on VLSI Technology, Kyoto, Japan, June 12-14, 2003								
	M.									
	N.									
	0.						<del> </del>			
EXAMINER					DATE CONSIDERED					

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

PTO-1449

Page 1 of 1